Imperial College London > Talks@ee.imperial > CAS Talks > System Optimization Techniques for Hardware Compiler

  Browse A-Z

Log in

Imperial usersdetails Other usersdetails No account?details

Information on

Finding a talkdetails Adding a talkdetails Syndicating talksdetails Who we aredetails Everything elsedetails

System Optimization Techniques for Hardware Compiler

Add to your list(s) Download to your calendar using vCal

If you have a question about this talk, please contact Grigorios Mingas.

The talk will describe the optimization techniques developed for the hardware compiler which is a part of the REFLECT project. The hardware specific optimizations related to data representation and wordlength analysis and optimization techniques along with two test application cases will be presented.

This talk is part of the CAS Talks series.

Tell a friend about this talk:

This talk is included in these lists:

Note that ex-directory lists are not shown.

Other lists

Type the title of a new list here Type the title of a new list here IEEE Magnetics Society Distinguished Lecturer Visits

Other talks

Practical Physical Layer Security Paradigms Increasing the efficiency and accessibility of next-generation computing platforms FPGA 2012 Practice CAS Seminar on FPGA Variability, and Architecture (Guest speaker from Japan)
 

To report problems with this local software implementation e-mail: talks@imperial.ac.uk.

© as a derivation of Talks.cam, University of Cambridge, under redistribution license.

Changes to Talks@imperial | Privacy and Publicity