Imperial College London > Talks@ee.imperial > CAS Talks > Accelerating the training process of Random Forest classifier on FPGA
Log inImperial users Other users No account?Information onFinding a talk Adding a talk Syndicating talks Who we are Everything else |
Accelerating the training process of Random Forest classifier on FPGAAdd to your list(s) Download to your calendar using vCal
If you have a question about this talk, please contact Grigorios Mingas. In a Random Forest classification problem, the training process becomes the bottleneck of the system when the predicting model needs to be updated periodically. In this talk an FPGA architecture that accelerates the training process will be introduced. We exploit the key features of FPGA devices by combing a fine-grain data-flow processing at low-level and exploiting parallelism at high level. The preliminary results obtained from the simulation of the core is promising, a minimum speedup of 142x is achieved based on the case study of VOC2007 classification problems. This talk is part of the CAS Talks series. This talk is included in these lists:
Note that ex-directory lists are not shown. |
Other listsType the title of a new list here Featured lists The FuturICT Flagship: Creating Socially Interactive Information Technologies for a Sustainable FutureOther talksAdvanced Speech-Audio Processing in Mobile Phones and Hearing Aids: Synergies and Distinctions Subject 1: Demand Response from Periodic Pulse Shaped Appliances. Subject 2: ICT Infrastructure for Smart Building/Smart Grid Applications. Case Study on a University Building. Degree-Based Network Models ISCAS Practce Talk Per-path Physical Timing analysis tool for arbitrary circuits on FPGA |