Imperial College London > Talks@ee.imperial > CAS Talks > Memory and Datapath optimisation for FPGA co-processors
Log inImperial users Other users No account?Information onFinding a talk Adding a talk Syndicating talks Who we are Everything else |
Memory and Datapath optimisation for FPGA co-processorsAdd to your list(s) Download to your calendar using vCal
If you have a question about this talk, please contact George A Constantinides. The available memory bandwidth often forms the bottleneck in performance when using FPG As as hardware co-processors. As a result, when considering high level synthesis for FPG As, it is important to optimise the datapath and the supporting memory subsystem in parallel so that performance can be maximised. This talk presents an overview for such a co-optimisation process, based around loop pipelining, and its application to a sample benchmark. This talk is part of the CAS Talks series. This talk is included in these lists:
Note that ex-directory lists are not shown. |
Other listsisn_talks@ee.imperial The FuturICT Flagship: Creating Socially Interactive Information Technologies for a Sustainable Future Type the title of a new list hereOther talksControlling Spatially Invariant Distributed Parameter Systems using Arrays of Actuators and Sensors Engineering Education at a Crossroads - How Changes in the Technology and in the Marketplace are Forcing a New Reform in Engineering Education |