Imperial College London > Talks@ee.imperial > CAS Talks > Memory and Datapath optimisation for FPGA co-processors

Memory and Datapath optimisation for FPGA co-processors

Add to your list(s) Download to your calendar using vCal

If you have a question about this talk, please contact George A Constantinides.

The available memory bandwidth often forms the bottleneck in performance when using FPG As as hardware co-processors. As a result, when considering high level synthesis for FPG As, it is important to optimise the datapath and the supporting memory subsystem in parallel so that performance can be maximised. This talk presents an overview for such a co-optimisation process, based around loop pipelining, and its application to a sample benchmark.

This talk is part of the CAS Talks series.

Tell a friend about this talk:

This talk is included in these lists:

Note that ex-directory lists are not shown.


Changes to Talks@imperial | Privacy and Publicity