Imperial College London > Talks@ee.imperial > CAS Talks > Rapid RTL Prototyping (for Fun and Profit)
Log inImperial users Other users No account?Information onFinding a talk Adding a talk Syndicating talks Who we are Everything else |
Rapid RTL Prototyping (for Fun and Profit)Add to your list(s) Download to your calendar using vCal
If you have a question about this talk, please contact George A Constantinides. Picking from projects I’ve been working on over the last few years, in this talk I’ll cover some of the fundamental design techniques I typically apply when prototyping hardware/software systems. These are intended to result in functional prototypes (frequently much) more quickly and easily than achievable by following the often-convoluted workflows recommended by vendors. Topics covered will range from simple AXI interfacing and IP integration to code generation and manual placement. I’ll use a series of small, live demonstrations to exemplify approaches detailed in the talk, and will bring things to a close by cooking a $3,500 UltraScale+ FPGA from the inside. This talk is part of the CAS Talks series. This talk is included in these lists:
Note that ex-directory lists are not shown. |
Other listsCOMMSP & CP list tiktok yoloOther talks |