Imperial College London > Talks@ee.imperial > CAS Talks > Fault recovery through dynamic partial reconfiguration in FPGA-based systems and TMR as a protection method from SEUs in FPGAs
Log inImperial users Other users No account?Information onFinding a talk Adding a talk Syndicating talks Who we are Everything else |
Fault recovery through dynamic partial reconfiguration in FPGA-based systems and TMR as a protection method from SEUs in FPGAsAdd to your list(s) Download to your calendar using vCal
If you have a question about this talk, please contact Grigorios Mingas. In this talk the work that has been done for bypassing faulty components of an application mapped on an FPGA by using dynamic partial reconfiguration will be presented. Two case studies have been studied: a second order polynomial IP and an artificial pancreas IP. Moreover, a technique for partial bitstream relocation will be presented as a way of avoiding faults in the reconfigurable partitions. Preliminary work towards protecting arithmetic operators (Adder)from Single Event Upsets (SEUs) in FPG As will be also discussed. This talk is part of the CAS Talks series. This talk is included in these lists:
Note that ex-directory lists are not shown. |
Other listsType the title of a new list here Type the title of a new list here Circuits and Systems Group: Internal SeminarsOther talksFPGA 2013 Practice talk: Word-length Optimization Beyond Straight Line Code Periodic Image Trajectories in Earth-Moon Space |