Log inImperial users Other users No account?Information onFinding a talk Adding a talk Syndicating talks Who we are Everything else |
Power consumption modelling of FPGAsAdd to your list(s) Download to your calendar using vCal
If you have a question about this talk, please contact George A Constantinides. FPGA modelling has received attention from the architecture design community over the past three years. The advantage of such techniques is the ability to explore design spaces without the need for time-consuming empirical measurements: synthesis, place and route require significant compute power. The last of the traditional device performance metrics to be addressed by modelling, power consumption, is the subject of our latest forray into modelling techniques. This talk will discuss preliminary work on this topic, involving modelling of the power consumed by the routing fabric. This talk is part of the CAS Talks series. This talk is included in these lists:
Note that ex-directory lists are not shown. |
Other listscas Type the title of a new list here isn_talks@ee.imperialOther talksIterative Learning Control for Robotic based Stroke Rehabilitation |