Imperial College London > Talks@ee.imperial > CAS Talks > Discussion on FPGA implementation of decision tree predicting process in the context of incremental decision tree induction
Log inImperial users Other users No account?Information onFinding a talk Adding a talk Syndicating talks Who we are Everything else |
Discussion on FPGA implementation of decision tree predicting process in the context of incremental decision tree inductionAdd to your list(s) Download to your calendar using vCal
If you have a question about this talk, please contact Grigorios Mingas. In this talk, I’d like to discuss about the limitation existing in the state of art hardware design of decision tree predicting (classification) process in FPGA when I try to incorporate it into an FPGA based incremental decision tree training architecture. In addition, I’d like to introduce an alternative design that is optimised for high speed predicting and can fulfil the requirement by the training architecture. This talk is part of the CAS Talks series. This talk is included in these lists:
Note that ex-directory lists are not shown. |
Other listsIEEE Magnetics Society Distinguished Lecturer Visits Powertalk Communications and Array Signal ProcessingOther talksMATCHUP: Memory Abstractions for Heap Manipulating Programs - FPGA'15 Practice Talk FPT '14 debrief Bridging the gap between networking and end-host computing |