Imperial College London > Talks@ee.imperial > CAS Talks > FPGA Architecture Optimisation Using Geometric Programming
Log inImperial users Other users No account?Information onFinding a talk Adding a talk Syndicating talks Who we are Everything else |
FPGA Architecture Optimisation Using Geometric ProgrammingAdd to your list(s) Download to your calendar using vCal
If you have a question about this talk, please contact George A Constantinides. This talk will give an overview of Geometric Programming for the purpose of FPGA architecture development. We have developed a complete area and delay model that considers high-level architectural details about the device structure and low-level details such as transistor sizing. This talk will focus on the delay model, and show how you can use the the GP tool to derive inights about architectural details and also about traditional FPGA architecture design methods. This talk is part of the CAS Talks series. This talk is included in these lists:
Note that ex-directory lists are not shown. |
Other listsFeatured lists isn_talks@ee.imperial Type the title of a new list hereOther talksFuture small spacecraft: science and engineering opportunities |