Imperial College London > Talks@ee.imperial > CAS Talks > Spiking Neural Network Implementation on Distributed Reconfigurable Cluster Architecture
Log inImperial users Other users No account?Information onFinding a talk Adding a talk Syndicating talks Who we are Everything else |
Spiking Neural Network Implementation on Distributed Reconfigurable Cluster ArchitectureAdd to your list(s) Download to your calendar using vCal
If you have a question about this talk, please contact George A Constantinides. Spiking Neural Networks (SNNs) are known as a branch of neuromorphic computing, and are currently used in neuroscience applications to understand and model the biological brain. SNNs could also potentially be used in many other application domains such as classification, pattern recognition, and autonomous control. This work presents a highly-scalable hardware platform called POETS , and uses it to implement SNN on a very large number of parallel and reconfigurable FPGA -based processors. The current system consists of 48 FPG As, providing 3072 processing cores and 49152 threads. We use this hardware to implement up to four million neurons with one thousand synapses. Comparison to other similar platforms shows that the current POETS system is twenty times faster than the Brian simulator, and at least two times faster than SpiNNaker. This talk is part of the CAS Talks series. This talk is included in these lists:Note that ex-directory lists are not shown. |
Other listsType the title of a new list here HiPEDS Seminar Series Circuits and Systems Group: Internal SeminarsOther talksStochasticity in feedback loops; Great expectations and guaranteed ruin |