Imperial College London > Talks@ee.imperial > CAS Talks > Computational Self-awareness for Cross-layer Resilience

Computational Self-awareness for Cross-layer Resilience

Add to your list(s) Download to your calendar using vCal

If you have a question about this talk, please contact George A Constantinides.

Self-awareness has a long history in biology, psychology, medicine, engineering and (more recently) computing. In the past decade this has inspired new self-aware strategies for emerging computing substrates (e.g., complex heterogeneous MPSoCs) that must cope with the (often conflicting) challenges of resiliency, energy, heat, cost, performance, security, etc. in the face of highly dynamic operational behaviors and environmental conditions. I will review our early efforts towards deploying a computational self-awareness framework for achieving cross-layer resilience in heterogeneous MPSoCs through two facets. First, I will summarize our work on CyberPhysical-Systems-on-Chip (CPSoC), a new class of sensor-actuator rich many-core computing platforms that intrinsically couples on-chip and cross-layer sensing and actuation to support computational self-awareness. The CPSoC design paradigm achieves computational self-awareness through introspection (i.e., modeling and observing its own internal and external behaviors) combined with both reflexive and reflective adaptations via cross-layer physical and virtual sensing and actuations applied across multiple layers of the hardware/software system stack. Second, I will summarize our work on variability-aware memory management for nanoscale computing systems, building on the efforts of the NSF Variability Expeditions Project. After describing the challenges for dependability across the memory hierarchy, I will show how to opportunistically exploit hardware variations in on-chip and off-chip memory at the system level through the deployment of variation-aware software stacks, and the opportunities that computational self-awareness brings to make these systems more resilient and self-adaptive.

Speaker Biography: Nikil Dutt is a Distinguished Professor of CS, Cognitive Sciences, and EECS at the University of California, Irvine, and also a Distinguished Visiting Professor of CSE at IIT Bombay, India. He received a PhD from the University of Illinois at Urbana-Champaign (1989). His research interests are in embedded systems, EDA , computer architecture and compilers, distributed systems, healthcare IoT, and brain-inspired architectures and computing. He has received numerous best paper awards and is coauthor of 7 books. Professor Dutt has served as EiC of ACM TODAES and AE for ACM TECS and IEEE TVLSI . He is on the steering, organizing, and program committees of several premier EDA and Embedded System Design conferences and workshops, and has also been on the advisory boards of ACM SIGBED , ACM SIGDA , ACM TECS and IEEE ESL . He is an ACM Fellow, IEEE Fellow, and recipient of the IFIP Silver Core Award.

This talk is part of the CAS Talks series.

Tell a friend about this talk:

This talk is included in these lists:

Note that ex-directory lists are not shown.

 

Changes to Talks@imperial | Privacy and Publicity