Imperial College London > Talks@ee.imperial > CAS Talks > Classification of variation maps: An efficient technique to combat process variation in FPGAs
Log inImperial users Other users No account?Information onFinding a talk Adding a talk Syndicating talks Who we are Everything else |
Classification of variation maps: An efficient technique to combat process variation in FPGAsAdd to your list(s) Download to your calendar using vCal
If you have a question about this talk, please contact Grigorios Mingas. Technology scaling causes increasing and unavoidable delay variability in FPG As. This paper describes an approach to reduce the delay of the critical path in a design by applying variation aware placement. A full-chipwise placement is realized through Versatile Placement and Routing tools (VPR) modification to achieve 4.84% improvement on average. By using variation maps measured from 129 Altera Cyclone III FPG As (DE0 boards), we demonstrate how spatially correlated variation patterns can be divided into clusters and how the cluster-based method can be used to reduce overall run-time in variation-aware placement and routing (P&R) for FPG As while maintaining good timing improvements 2.85% comparable to full-chipwise P&R. This talk is part of the CAS Talks series. This talk is included in these lists:
Note that ex-directory lists are not shown. |
Other listsIEEE Talks Complexity & Networks Group Featured listsOther talksAn Efficient FPGA-based Design for Programmable Ion Channel Simulations ARC '12 practice |