Imperial College London > Talks@ee.imperial > CAS Talks > Combining Data Reuse Exploitation with Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework
Log inImperial users Other users No account?Information onFinding a talk Adding a talk Syndicating talks Who we are Everything else |
Combining Data Reuse Exploitation with Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming FrameworkAdd to your list(s) Download to your calendar using vCal
If you have a question about this talk, please contact George A Constantinides. A geometric programming framework is proposed in this paper to automate exploration of the design space consisting of data reuse (buffering) exploitation and loop-level parallelization, in the context of FPGA -targeted hardware compilation. We expose the dependence between data reuse and data-level parallelization and explore both problems under the on-chip memory constraint for performance-optimal designs within a single optimization step. Results from applying this framework to several real benchmarks demonstrate that given different constraints on on-chip memory utilization, the corresponding performance-optimal designs are automatically determined by the framework, and performance improvements up to 4.7 times have been achieved compared with the method that first explores data reuse and then performs parallelization. This talk is part of the CAS Talks series. This talk is included in these lists:
Note that ex-directory lists are not shown. |
Other listsPowertalk Circuits and Systems Group: Internal Seminars Type the title of a new list hereOther talksControlling Spatially Invariant Distributed Parameter Systems using Arrays of Actuators and Sensors Engineering Education at a Crossroads - How Changes in the Technology and in the Marketplace are Forcing a New Reform in Engineering Education |