Imperial College London > Talks@ee.imperial > CAS Talks > An FPGA Implementation of a Sparse Quadratic Programming Solver for Constrained Predictive Control

## Log inImperial users Other users No account?## Information onFinding a talk Adding a talk Syndicating talks Who we are Everything else |
## An FPGA Implementation of a Sparse Quadratic Programming Solver for Constrained Predictive ControlAdd to your list(s) Download to your calendar using vCal - Juan (Imperial College London)
- Wednesday 23 February 2011, 14:00-14:30
- Level 9 Mahanakorn Lab., EE Dept..
If you have a question about this talk, please contact George A Constantinides. Model predictive control (MPC) is an advanced industrial control technique that relies on the solution of a quadratic programming (QP) problem at every sampling instant to de- termine the input action required to control the current and future behaviour of a physical system. Its ability in handling large multiple input multiple output (MIMO) systems with physical constraints has led to very successful applications in slow processes, where there is sufficient time for solving the optimization problem between sampling instants. The appli- cation of MPC to faster systems, which adds the requirement of greater sampling frequencies, relies on new ways of finding faster solutions to QP problems. Field-programmable gate arrays (FPGAs) are specially well suited for this application due to the large amount of computation for a small amount of I/O. In addition, unlike a software implementation, an FPGA can provide the precise timing guarantees required for interfacing the controller to the physical system. We present a high-throughput floating-point FPGA implemen- tation that exploits the parallelism inherent in interior-point optimization methods. It is shown that by considering that the QPs come from a control formulation, it is possible to make heavy use of the sparsity in the problem to save com- putations and reduce memory requirements by 75%. The implementation yields a 6.5x improvement in latency and a 51x improvement in throughput for large problems over a software implementation running on a general purpose mi- croprocessor. This talk is part of the CAS Talks series. ## This talk is included in these lists:- Andrea Picciau's list
- CAS Talks
- Circuits and Systems Group: Internal Seminars
- Level 9 Mahanakorn Lab., EE Dept.
Note that ex-directory lists are not shown. |
## Other listsCOMMSP & CP list Type the title of a new list here Control and Power Seminars## Other talks |